Energy reduction in multiprocessor systems using transactional memory (poster).
In: ISLPED~'05: Proceedings of the 2005 international symposium on Low power electronics and design. pp. 331--334.
Using HW Transactional Memory |
| [Moreshet et al., 2005]
|
Tali Moreshet and R. Iris Bahar and Maurice Herlihy (aug 2005). Energy reduction in multiprocessor systems using transactional memory (poster). In: ISLPED~'05: Proceedings of the 2005 international symposium on Low power electronics and design. pp. 331--334. |
| [Njoroge et al., 2006]
|
Njuguna Njoroge and Sewook Wee and Jared Casper and Justin Burdick and Yuriy Teslyar and Christos Kozyrakis and Kunle Olukotun (Feb 2006). Building and Using the ATLAS Transactional Memory System. In: Workshop on Architecture Research using FPGA Platforms, 12th International Symposium on High-Performance Computer Architecture. |
| [Chung et al., 2006]
|
JaeWoong Chung and Chi Cao Minh and Brian D. Carlstrom and Christos Kozyrakis (Jun 2006). Parallelizing SPECjbb2000 with Transactional Memory. In: Proc. Workshop on Transactional Workloads. |
| [Riley and Zilles, 2006]
|
Nicholas Riley and Craig Zilles (Oct 2006). Hardware Transactional Memory Support for Lightweight Dynamic Language Evolution. In: Dynamic Language Symposium. |
| [Guerraoui et al., 2007]
|
Rachid Guerraoui and Michal Kapalka and Jan Vitek (Mar 2007). STMBench7: A Benchmark for Software Transactional Memory. In: Proceedings of the Second European Systems Conference (EuroSys2007). pp. 315--324. Published by ACM. |
| [Porter et al., 2007]
|
Donald E. Porter and Owen S. Hofmann and Emmett Witchel (May 2007). Is the Optimism in Optimistic Concurrency Warranted? In: Proceedings of the 11th Workshop on Hot Topics in Operating Systems. |
| [Bobba et al., 2007]
|
Jayaram Bobba and Kevin E. Moore and Luke Yen and Haris Volos and Mark D. Hill and Michael M. Swift and David A. Wood (Jun 2007). Performance Pathologies in Hardware Transactional Memory. In: Proceedings of the 34th Annual International Symposium on Computer Architecture. |
| [Neelakantam et al., 2007]
|
Naveen Neelakantam and Ravi Rajwar and Suresh Srinivas and Uma Srinivasan and Craig Zilles (June 2007). Hardware Atomicity for Reliable Software Speculation . In: Proceedings of the 34th Annual International Symposium on Computer Architecture. |
| [Baugh and Zilles, 2007]
|
Lee Baugh and Craig Zilles (aug 2007). Analysis of I/O and Syscalls in Critical Sections and Their Implications for Transactional Memory. In: TRANSACT~'07: 2nd Workshop on Transactional Computing. |
| [Rossbach et al., 2007]
|
Christopher J. Rossbach and Owen S. Hofmann and Donald E. Porter and Hany E. Ramadan and Aditya Bhandari and Emmett Witchel ( 2007). TxLinux: using and managing hardware transactional memory in an operating system. In: SOSP '07: Proceedings of twenty-first ACM SIGOPS Symposium on Operating Systems Principles. New York, NY, USA, pp. 87--102. Published by ACM. |
| [Titos et al., 2008]
|
J. Rub\'en Titos and Manuel E. Acacio and Jos\'e M. Garc\'\ia (feb 2008). Characterization of Conflicts in Log-Based Transactional Memory (LogTM). In: PDP~'08: Proc. 16th EuroMicro International Conference on Parallel, Distributed, and Network-Based Processing. pp. 30--37. |
| [Chung et al., 2008]
|
JaeWoong Chung and Michael Dalton and Hari Kannan and Christos Kozyrakis (Feb 2008). Thread-Safe Dynamic Binary Translation Using Transactional Memory. In: Proceedings of the 18th International Symposium on High-Performance Computer Architecture. |
| [Dice et al., 2008]
|
Dave Dice and Maurice Herlihy and Doug Lea and Yossi Lev and Victor Luchangco and Wayne Mesard and Mark Moir and Kevin Moore and Dan Nussbaum (feb 2008). Applications of the Adaptive Transactional Memory Test Platform. In: TRANSACT~'08: 3rd Workshop on Transactional Computing. |
| [Moir et al., 2008]
|
Mark Moir and Kevin Moore and Dan Nussbaum (feb 2008). The Adaptive Transactional Memory Test Platform: A Tool for Experimenting with Transactional Code for Rock. In: TRANSACT~'08: 3rd Workshop on Transactional Computing. |
| [Baugh et al., 2008]
|
Lee Baugh and Naveen Neelakantam and Craig Zilles (June 2008). Using Hardware Memory Protection to Build a High-Performance, Strongly Atomic Hybrid Transactional Memory. In: Proceedings of the 35th Annual International Symposium on Computer Architecture. |
| [Drepper, 2008]
|
Ulrich Drepper (sep 2008). Parallel Programming with Transactional Memory. In: Queue, 6(5):38--45. |
| [Rossbach et al., 2008]
|
Christopher J. Rossbach and Hany E. Ramadan and Owen S. Hofmann and Donald E. Porter and Aditya Bhandari and Emmett Witchel (sep 2008). TxLinux and MetaTM: transactional memory and the operating system. In: Communications of the ACM, 51(9):83--91. Earlier versions of this work appeared at ISCA~'07 and SOSP~'07. |
| [Cao Minh et al., 2008]
|
Chi Cao Minh and JaeWoong Chung and Christos Kozyrakis and Kunle Olukotun (September 2008). STAMP: Stanford Transactional Applications for Multi-Processing. In: IISWC '08: Proceedings of The IEEE International Symposium on Workload Characterization. |
| [Zyulkyarov et al., 2008]
|
Ferad Zyulkyarov and Adri\'an Cristal and Sanja Cvijic and Eduard Ayguad\'e and Mateo Valero and Osman S. Unsal and Tim Harris (oct 2008). WormBench: a configurable workload for evaluating transactional memory systems. In: MEDEA~'08: Proc. 9th workshop on MEmory performance. pp. 61--68. |
| [Lev and Maessen, 2008]
|
Yossi Lev and Jan-Willem Maessen ( 2008). Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory. In: PPoPP '08: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming. New York, NY, USA, pp. 197--206. Published by ACM. |
| [Guerraoui and Kapalka, 2008]
|
Rachid Guerraoui and Michal Kapalka ( 2008). On the Correctness of Transactional Memory. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'08). |
| [Gupta et al., 2009]
|
Shantanu Gupta and Florin Sultan and Srihari Cadambi and Franjo Ivancic and Martin Rotteler (may 2009). Using hardware transactional memory for data race detection. In: IPDPS~'09: Proc. 23rd International Parallel and Distributed Processing Symposium. |
| [Gajinov et al., 2009]
|
Vladimir Gajinov and Ferad Zyulkyarov and Osman S. Unsal and Adri\'an Cristal and Eduard Ayguad\'e and Tim Harris and Mateo Valero (jun 2009). QuakeTM: parallelizing a complex sequential application using transactional memory. In: ICS~'09: Proc. 23rd international conference on Supercomputing. pp. 126--135. |
| [Nikas et al., 2009]
|
Konstantinos Nikas and Nikos Anastopoulos and Georgios Goumas and Nektarios Koziris (sep 2009). Employing Transactional Memory and Helper Threads to Speedup Dijkstra's Algorithm. In: ICPP~'09: Proc. 38th International Conference on Parallel Processing. |
| [Ahn et al., 2009]
|
Wonsun Ahn and Shanxiang Qi and Jae-Woo Lee and Marios Nicolaides and Xing Fang and Josep Torrellas and David Wong and Samuel Midkiff (Dec 2009). BulkCompiler: High-Performance Sequential Consistency through Cooperative Compiler and Hardware Support. In: Proceedings of the 42nd International Symposium on Microarchitecture. |