Transactional Memory

[Jensen et al., 1987]
 
Show BibTeX entry
Eric H. Jensen and Gary W. Hagensen and Jeffrey M. Broughton (Nov 1987).
A New Approach to Exclusive Data Access in Shared Memory Multiprocessors.
(Technical Report UCRL-97663).
[Chang and Mergen, 1988]
 
Show BibTeX entryVisit the webpage of the paper
Albert Chang and Mark F. Mergen ( 1988).
801 Storage: Architecture and Programming.
In: ACM Transactions on Computer Systems (TOCS). Volume 61. pp. 28--50.
[Herlihy and Moss, 1993]
 
Show BibTeX entryVisit the webpage of the paper
Maurice Herlihy and J. Eliot B. Moss (May 1993).
Transactional Memory: Architectural Support for Lock-Free Data Structures.
In: Proceedings of the 20th Annual International Symposium on Computer Architecture. pp. 289--300.
[Stone et al., 1993]
 
Show BibTeX entry
Janice M. Stone and Harold S. Stone and Phil Heidelberger and John Turek (Nov 1993).
Multiple Reservations and the Oklahoma Update.
In: IEEE Parallel & Distributed Technology, 1(4):58--71.
[Rajwar, 2002]
 
Show BibTeX entryDownload Article (pdf-file)
Ravi Rajwar (Oct 2002).
Speculation-Based Techniques for Transactional Lock-Free Execution of Lock-Based Programs.
PhD thesis, University of Wisconsin.
[Rajwar and Goodman, 2002]
 
Show BibTeX entryVisit the webpage of the paper
Ravi Rajwar and James R. Goodman (Oct 2002).
Transactional Lock-Free Execution of Lock-Based Programs.
In: Proceedings of the Tenth Symposium on Architectural Support for Programming Languages and Operating Systems. pp. 5--17.
[Rajwar and Bernstein, 2003]
 
Show BibTeX entryDownload Article (pdf-file)
Ravi Rajwar and Philip A. Bernstein (Oct 2003).
Atomic Transactional Execution in Hardware: A New High-Performance Abstraction for Databases.
In: Position paper for the 10th International Workshop on High Performance Transaction Systems.
[Rajwar and Goodman, 2003]
 
Show BibTeX entryDownload Article (pdf-file)
Ravi Rajwar and James R. Goodman (Nov-Dec 2003).
Transactional Execution: Toward Reliable, High-Performance Multithreading..
In: IEEE Micro, 23(6):117-125.
[Lie, 2004]
 
Show BibTeX entryDownload Article (pdf-file)
Sean Lie (May 2004).
Hardware Support for Unbounded Transactional Memory.
Masters thesis, Massachusetts Institute of Technology.
[Hammond et al., 2004]
 
Show BibTeX entryDownload Article (pdf-file)
Lance Hammond and Vicky Wong and Mike Chen and Brian D. Carlstrom and John D. Davis and Ben Hertzberg and Manohar K. Prabhu and Honggo Wijaya and Christos Kozyrakis and Kunle Olukotun (Jun 2004).
Transactional Memory Coherence and Consistency.
In: Proceedings of the 31st Annual International Symposium on Computer Architecture. pp. 102. IEEE Computer Society.
[Moore, 2004]
 
Show BibTeX entry
Kevin E. Moore (Oct 2004).
Thread-Level Transactional Memory.
In: Wisconsin Industrial Affiliates Meeting. Wisconsin Industrial Affiliates Meeting.
[Hammond et al., 2004]
 
Show BibTeX entryDownload Article (pdf-file)
Lance Hammond and Brian D. Carlstrom and Vicky Wong and Mike Chen and Christos Kozyrakis and Kunle Olukotun (Nov-Dec 2004).
Transactional Coherence and Consistency: Simplifying Parallel Hardware and Software.
In: IEEE Micro, 24(6).
[Ananian et al., 2005]
 
Show BibTeX entryDownload Article (pdf-file)
C. Scott Ananian and Krste Asanovic and Bradley C. Kuszmaul and Charles E. Leiserson and Sean Lie (Feb 2005).
Unbounded Transactional Memory.
In: Proceedings of the Eleventh International Symposium on High-Performance Computer Architecture. pp. 316--327.
[Moore et al., 2005]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Kevin E. Moore and Mark D. Hill and David A. Wood (Mar 2005).
Thread-Level Transactional Memory.
In: Technical Report: CS-TR-2005-1524, Dept. of ComputerSciences, University of Wisconsin, :1--11.
[Rajwar et al., 2005]
 
Show BibTeX entryDownload Article (pdf-file)
Ravi Rajwar and Maurice Herlihy and Konrad Lai (Jun 2005).
Virtualizing Transactional Memory.
In: Proceedings of the 32nd Annual International Symposium on Computer Architecture. pp. 494--505. IEEE Computer Society.
[McDonald et al., 2005]
 
Show BibTeX entryDownload Article (pdf-file)
Austen McDonald and JaeWoong Chung and Hassan Chafi and Chi Cao Minh and Brian D. Carlstrom and Lance Hammond and Christos Kozyrakis and Kunle Olukotun (Sept 2005).
Characterization of TCC on Chip-Multiprocessors.
In: Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques.
[Moore et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)
Kevin E. Moore and Jayaram Bobba and Michelle J. Moravan and Mark D. Hill and David A. Wood (Feb 2006).
LogTM: Log-based Transactional Memory.
In: Proceedings of the 12th International Symposium on High-Performance Computer Architecture. pp. 254--265.
[Njoroge et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)
Njuguna Njoroge and Sewook Wee and Jared Casper and Justin Burdick and Yuriy Teslyar and Christos Kozyrakis and Kunle Olukotun (Feb 2006).
Building and Using the ATLAS Transactional Memory System.
In: Workshop on Architecture Research using FPGA Platforms, 12th International Symposium on High-Performance Computer Architecture.
[Blundell et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)
Colin Blundell and E Christopher Lewis and Milo M. K. Martin (Apr 2006).
Unrestricted Transactional Memory: Supporting I/O and System Calls within Transactions.
Technical Report Nr. CIS-06-09. Department of Computer and Information Science, University of Pennsylvania.
[McDonald et al., 2006]
 
Show BibTeX entry
Austen McDonald and JaeWoong Chung and D. Carlstrom Brian and Chi Cao Minh and Hassan Chafi and Christos Kozyrakis and Kunle Olukotun (Jun 2006).
Architectural Semantics for Practical Transactional Memory.
pp. 53-65.
[Zilles and Baugh, 2006]
 
Show BibTeX entryDownload Article (pdf-file)
Craig Zilles and Lee Baugh (Jun 2006).
Extending Hardware Transactional Memory to Support Nonbusy Waiting and Nontransactional Actions.
In: Proceedings of the First ACM SIGPLAN Workshop on Languages, Compilers, and Hardware Support for Transactional Computing.
[Moravan et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Michelle J. Moravan and Jayaram Bobba and Kevin E. Moore and Luke Yen and Mark D. Hill and Ben Liblit and Michael M. Swift and David A. Wood (Oct 2006).
Supporting nested transactional memory in logTM.
In: ASPLOS-XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems. pp. 359--370. ACM Press, New York, NY, USA.
[Chung et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
JaeWoong Chung and Chi Cao Minh and Austen McDonald and Travis Skare and Hassan Chafi and Brian D. Carlstrom and Christos Kozyrakis and Kunle Olukotun (Oct 2006).
Tradeoffs in Transactional Memory Virtualization.
In: ASPLOS-XII: Proceedings of the 12th international conference on Architectural support for programming languages and operating systems. ACM Press.
[Adl-Tabatabai et al., 2006]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Ali-Reza Adl-Tabatabai and Christos Kozyrakis and Bratin Eswaran Saha (Dec 2006).
Unlocking Concurrency: Multicore Programming with Transactional Memory.
In: ACM Queue, 4(10):24--33.
[Larus and Rajwar, 2006]
 
Show BibTeX entryVisit the webpage of the paper
James R. Larus and Ravi Rajwar ( 2006).
Transactional Memory.
Morgan & Claypool.
[Yen et al., 2007]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Luke Yen and Jayaram Bobba and Michael M. Marty and Kevin E. Moore and Haris Volos and Mark D. Hill and Michael M. Swift and David A. Wood (Feb 2007).
LogTM-SE: Decoupling Hardware Transactional Memory from Caches.
In: Proceedings of the 13th International Symposium on High-Performance Computer Architecture(HPCA).
[Cao Minh et al., 2007]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Chi Cao Minh and Martin Trautmann and JaeWoong Chung and Austen McDonald and Nathan Bronson and Jared Casper and Christos Kozyrakis and Kunle Olukotun (Jun 2007).
An Effective Hybrid Transactional Memory System with Strong Isolation Guarantees.
In: Proceedings of the 34th Annual International Symposium on Computer Architecture.
[Shriraman et al., 2007]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Arrvindh Shriraman and Michael F. Spear and Hemayet Hossain and Virendra Marathe and Sandhya Dwarkadas and Michael L. Scott (Jun 2007).
An Integrated Hardware-Software Approach To Flexible Transactional Memory.
In: Proceedings of the 34rd Annual International Symposium on Computer Architecture.
[Ramadan et al., 2007]
 
Show BibTeX entryVisit the webpage of the paper
Hany E. Ramadan and Christopher J. Rossbach and Donald E. Porter and Owen S. Hofmann and Aditya Bhandari and Emmett Witchel ( 2007).
MetaTM/TxLinux: transactional memory for an operating system.
In: ISCA '07: Proceedings of the 34th annual international symposium on Computer architecture. New York, NY, USA, pp. 92--103. Published by ACM.
[Matveev et al., 2007]
 
Show BibTeX entryDownload Article (pdf-file)Visit the webpage of the paper
Alex Matveev and Ori Shalev and Nir Shavit ( 2007).
Dynamic Identification of Transactional Memory Locations.
Unpublished Manuscript, Tel-Aviv University.
[Baugh et al., 2008]
 
Show BibTeX entryDownload Article (pdf-file)
Lee Baugh and Naveen Neelakantam and Craig Zilles (June 2008).
Using Hardware Memory Protection to Build a High-Performance, Strongly Atomic Hybrid Transactional Memory.
In: Proceedings of the 35th Annual International Symposium on Computer Architecture.
[Bobba et al., 2008]
 
Show BibTeX entryDownload Article (pdf-file)
Jayaram Bobba and Neelam Goyal and Mark D. Hill and Michael M. Swift and David A. Wood (Jun 2008).
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory.
In: Proceedings of the 35th Annual International Symposium on Computer Architecture.
[Shriraman et al., 2008]
 
Show BibTeX entryDownload Article (pdf-file)
Arrvindh Shriraman and Sandhya Dwarkadas and Michael L. Scott (Jun 2008).
Flexible Decoupled Transactional Memory Support.
In: Proceedings of the 35th Annual International Symposium on Computer Architecture.